We study the dynamics of majority automata networks when the vertices are updated according to a block sequential updating scheme. In particular, we show that the complexity of the problem of predicting an eventual state change in some vertex, given an initial configuration, is PSPACE-complete.
Introduction
A threshold network is a dynamical system over a connected undirected graph, where at each vertex is assigned a state that evolves at discrete time steps accordingly to a vertex threshold function, that depends on the current state of the vertex and the states of their neighbors in the graph. In this paper we study a particular case of threshold networks, called majority networks, where at each time step, the vertices take the state that the majority of their neighbors have. Such dynamical systems have been used to model a variety of biological, physical and social phenomena [3, 8, 2, 4] . However, those systems are not always precisely modeled with a synchronous updating of each vertex, which raises the need for considering different ways of updating the network.
An updating scheme is a total preorder over the set of vertices, such that at each time step, vertices that are first in this scheme evolve before the others. Updating schemes are classified in three groups: synchronous, sequential and block-sequential. A synchronous updating scheme means that every vertex evolves in parallel. Sequential updating schemes are the other extreme: no two vertices are updated at the same time. The block-sequential updating schemes are an intermediate situation, where the vertices are partitioned into collections called blocks, and the vertices of each block update at the same time.
A natural problem in automata networks is prediction: given an initial configuration and an updating scheme, to predict the future states. This problem has been studied at least in [6, 7, 10, 11] . One possible strategy is to simulate the evolution of each vertex step by step; since the automata network is finite, the dynamics will eventually enter a loop, and the simulation strategy will result in a complete description of the evolution of the network. A straightforward follow-up question is if this solution is efficient, i.e. if there exist better solutions, or if this strategy outputs in reasonable time. To evaluate this, the measure chosen is the computational complexity of the problem. In [5] it is shown that, for threshold networks in general, the simulation strategy is indeed efficient for both synchronous and sequential updating schemes. This was shown by proving that the simulation strategy always stops in a number of steps that is polynomial in the size of the graph, and then the prediction problem is in the class P. Further, it is shown that for block sequential updating schemes and the majority networks, the problem is unlikely to be efficiently solved (it is NP-hard), leaving the exact complexity classification open.
In this paper we show that in majority networks the prediction problem, restricted to block-sequential updating schemes, is PSPACE-Complete. We prove this by showing that majority networks can simulate iterated boolean circuits, whose prediction problem is easily seen to be PSPACE-Complete. Later, we show that this result remains true even when we limit the block sequential updating schemes to have only blocks of constant size (only a constant number of vertices can be updated at the same time), or a constant number of blocks (the number of groups of vertices that are not updated at the same time is constant). In this context constant means independent of the number of vertices of the network. Finally, we show how this result is also generalizable to other decision problems, as well as to a more general form of the majority rule.
Preliminaries
Let G = (V, E) be a simple connected undirected graph, where V is a finite set of vertices and E the set of edges. An automata network is a tuple A = (G, (f v ) v∈V ), where f v : {0, 1}
V → {0, 1} is the vertex function associated to the vertex v. Here, {0, 1} is the set of states, and vertices in state 1 are called active while vertices in state 0 are inactive. We say that the vertex functions are the rule of A. The set {0, 1}
V is called the set of configurations. We sometimes refer to the sets V or E, or the vertex functions f v , without having explicitly introduced them, but in these cases, they should be clear from the context.
Let N (v) ⊂ V be the set of neighbors of vertex v ∈ V , with v / ∈ N (v). We are interested in the vertex function, called the majority function, defined by
for all configurations x ∈ {0, 1} V . This means that a vertex will become active if the strict majority of its neighbors are active, and will become inactive otherwise. In our proofs, the tie-breaking rule is never activated, so it could be chosen arbitrarily.
An updating scheme of the automata network A is a function S : V → {1, . . . , |V |} such that if u, v ∈ V and S(u) < S(v), then the state of u is updated before v, and if S(u) = S(v), then the vertices u and v are updated at the same time. When S(u) = S(v) for all u, v ∈ V , so that all vertices are updated at the same time, we have the synchronous updating scheme. When S is injective, that is, no two vertices are updated at the same time, we have a sequential updating scheme. In our formalism, every updating scheme S is block sequential, meaning that the vertex set is partitioned into the subsets V k = S −1 (k) ⊂ V for k ∈ {0, . . . , |V |}, such that the sets are updated one after the other, in the order V 1 , V 2 , . . . , V |V | , and elements inside each are updated synchronously.
More precisely, a network A and an updating scheme S define a global transition function
V be the function that updates the vertices in turn k according to S:
Then we define F S = F n • F n−1 • · · · • F 1 . For t ≥ 0, when the updating scheme S is clear from the context, we sometimes denote F t S (x) = x(t) for brevity. The iterated application of the global transition function on a given initial configuration generates a dynamic on the set of all configurations. For instance, Figure 1 shows three updating schemes for a graph of nine vertices and the majority rule. Notice that for the same initial configuration we can obtain different dynamics.
Given an automata network A and an updating scheme S, the trajectory of a configuration x ∈ {0, 1} V is the infinite sequence T S (x) = (F t S (x)) t∈N = (x, x(1), x(2), . . .). When there is no ambiguity, we omit the subindex S. The notation y ∈ T S (x) means that y = x(t) for some t ∈ N. Since the set of configurations is finite (its size is 2 |V | ), every trajectory is eventually periodic, so there exist t ∈ N and p > 0 such that x(t) = x(t + p). We say that the trajectory of x enters a limit cycle of period p if p satisfies the above and is minimal, and then the set {x(t), x(t + 1), . . . , x(t + p − 1)} ⊂ {0, 1}
V is the limit cycle of x. A cycle of period 1 is a fixed point. The set of configurations in a limit cycle is called an attractor.
We define the transient length τ S (x) ∈ N of a configuration x under the updating scheme S as the number of steps required to reach, for the first time, a configuration in the attractor, and we define the transient length of the automata network A under the updating scheme S as the the greatest of these values:
Suppose that we would like to make predictions about the attractor associated to a configuration x, of a majority network A with updating scheme S. Clearly a solution is to simulate the evolution of each vertex until we reach a limit cycle. However, this process can a priori take as many steps as there are configurations, or 2 |V | . A straightforward question is whether more efficient solutions exist, like some algebraic or algorithmic properties that would allow us to make predictions on the size of the attractors, or which vertices will eventually change their initial states. For a family S of updating schemes, we define the following decision problem, called the one vertex prediction problem:
V of A, and a vertex v ∈ V (G) that is initially inactive (x v = 0), does there exist y ∈ T S (x) such that y v = 1?
The family S may contain the synchronous, sequential or block sequential updating schemes. For each case we will have an associated decision problem: Syn-Majority, Seq-Majority, and Bseq-Majority, respectively.
The computational complexity of a decision problem is defined as the amount of resources (usually time or space) required to find an answer, as a function of the input size. Classical complexity theory considers the following fundamental classes: P, the class of problems solvable by a deterministic Turing machine in polynomial time; NP, the class of problems solvable by a nondeterministic Turing machine in polynomial time; and PSPACE, the class of problems solvable by a deterministic Turing machine that uses polynomial space. It is well known that P ⊂ NP ⊂ PSPACE. 4 Informally, P is the class of problems with a feasible solution in terms of the execution time; NP is the class of problems where it is feasible to verify a given solution; and PSPACE is the class of problems with a feasible solution in terms of the space required to solve the problem.
It is a well-known conjecture that P = NP, and if so, then there exist problems whose solution is feasible to verify, while actually finding a solution is infeasible. The problems in NP which are the most likely to not belong to P are the NP-complete problems, to which any other problem in NP can be reduced by a polynomial time reduction. Thousands of NP-complete problems are known, the best-known example probably being the Boolean satisfiability problem Sat [1] . It is also conjectured that NP = PSPACE, and similarly to NP-Complete problems, the problems in PSPACE that are the most likely to not belong to NP or P are the PSPACE-complete problems, to which any other problem in PSPACE can be reduced in polynomial time. One can also define a notion of completeness for P, and we say a problem is P-complete if every problem in P can be reduced to it by a parallel algorithm in polylogarithmic time.
Since we explicitly use Turing machines with certain properties in our reductions, we give our definition for them. In this article, a deterministic Turing machine is a seven-tuple
, blank symbol B ∈ Γ \ Σ, and initial and final states q i , q f ∈ Q. It operates on a right-infinite tape, and is initialized at the leftmost tape cell. We say that M is linear bounded, if there exists K > 0 such that on every input w ∈ Σ * , the machine visits at most K|w| distinct tape cells. The linear bounded prediction problem, denoted Linear-Bounded, is the problem of determining, given a linear bounded deterministic Turing machine M , an input w ∈ Σ * , and a padding of length K|w|, whether M accepts w in space K|w|.
It is easy to show that this problem is PSPACE-complete.
A Boolean circuit is a directed acyclic graph C whose vertices that are not sources are labeled with either ∧ or ∨, or possibly ¬ if their in-degree is exactly one. The source vertices of C are called its inputs, the sinks are called outputs, and the other vertices are called gates. The circuit is monotone is it contains no gates with label ¬. If C has n inputs and m outputs, it computes a function C : {0, 1} n → {0, 1} m in the obvious way. For each gate of a circuit, its layer is the length of the shortest path from an input to the gate. The iterated (monotone) Boolean circuit problem is the problem of determining, given a (monotone) Boolean circuit C : {0, 1} n → {0, 1} n , an input string x ∈ {0, 1} n and an index i ∈ {1, . . . , n}, whether there exists t ∈ N such that C t (x) i = 1. It is denoted Iter-Circuit (Iter-Mon-Circuit, respectively).
Previous results
Threshold automata networks, called also neural networks, have been widely studied [6, 7, 10, 11] . In [7] , Goles et al. give a characterization of the attractors and transients of such networks through the use of a monotone operator, analogous to the spin glass energy [10] . It is shown that for the synchronous updating scheme, when the adjacency matrix A of the underlying graph is symmetric (equivalently, the graph is undirected, which always holds in our case), then the attractors are only fixed points or cycles of period two. Further, if the diagonal elements of the matrix are non-negative (it has no self-loops of negative weight, which again holds in our case), then the sequential updating scheme admits only fixed points. If A is the adjacency matrix of an automata network of n vertices, the transient lengths are bounded by O(n 2 ), no matter what updating scheme is used. In terms of complexity, these results imply that the problems Syn-Majority and Seq-Majority are in P, since the dynamics of the majority rule reaches a limit cycle of length at most 2 in O(n 2 ) steps, so that direct simulation leads to a polynomial time algorithm. In the same paper, it was shown that both problems are P-complete, which means that they are not likely to be efficiently parallelizable [9] .
For more general updating schemes, that is, block-sequential updating schemes, it is shown in [5] that it is possible to construct majority automata networks with limit cycles of any period, and using these structures in an appropriate way, it is shown that majority automata networks with block-sequential updating schemes admit limit cycles with super-polynomial period in the size of the network. The possibility of large periods suggests that, unlike in the synchronous and sequential cases, it is not possible to have a monotone operator associated to a majority rule for block-sequential updating schemes. Moreover, in [5] it is shown that Bseq-majority is NP-hard, and it is conjectured that this problem is in fact PSPACE-complete.
Contributions
Our main contribution is the proof of the conjecture proposed in [5] , showing that Bseq-Majority is PSPACE-complete, and more specifically, our proof shows that this remains true when we restrict the block sequential updating scheme to have blocks of constant size, or a constant number of blocks. The complete proof is given in Section 3.
In Section 4 we prove that several other decision problems related to majority networks are also PSPACEComplete. Indeed, we show that if we restrict the block-sequential updating scheme to have a constant number of blocks, the corresponding decision problem is still PSPACE-Complete. On the other hand, in Bseq-Majority one ask for changes in a single vertex, at some step, given an initial configuration. We show that it is still PSPACE-complete to ask for changes if the initial configuration is not a part of the input, if we ask for changes for infinitely many steps, or if we ask for changes in every vertex of the network at the same time.
Finally, in Section 5 we show that our results apply to a sort of generalized majority, where this time a vertex becomes active not if the majority of their neighbors are active, but if a portion p of the number of neighbors, where p is a fixed constant in (0, 1). We finish our paper with some conclusions and remarks.
Bseq-Majority is PSPACE-Complete
We begin this section by remarking two properties of majority networks. First, Lemma 1 states that majority networks can simulate monotone Boolean circuits. Then, Lemma 2 states that majority networks can exhibit large limit cycles using blocks of size 2. The gadgets shown in the proofs are essentially found already in [5] . Lemma 1. For every monotone Boolean circuit C : {0, 1} n → {0, 1} m , there is a majority network M defined over a graph G of size polynomial in |C| with vertices v 1 , . . . , v n , w 1 , . . . , w m ∈ V (G), and with a sequential update scheme S such that for all I ∈ {0, 1} n , if we set x vi = I i for all i ∈ {1, . . . , n} and x v = 0 for all other v ∈ V (G), then F S (x) wj = C(x) j for all j ∈ {1, . . . , m}. Moreover, if every logic gate of C has degree at most d, then every node of G has degree at most 2d − 1.
Proof. We can assume that the inputs of C have out-degree exactly one. The circuit C is transformed into G as follows. To the inputs and outputs are assigned the vertices v i and w j , respectively. The AND-gates and OR-gates are replaced by the gadgets shown in Figure 2 . For the update scheme we can choose any ordering where the inputs of a logic gate are updated before the gate itself, except that the inputs are updated last.
Lemma 2. There exists a majority automata network M over a graph H of degree 3 containing the vertices v s for s ∈ {0, 1} 3 and four additional vertices, a block sequential update scheme S, and an initial configuration x such that for all s ∈ {0, 1} 3 and t ∈ N we have x(t) vs = s t mod 3 .
Proof. This graph is shown in Figure 3 . The updating scheme is given by the numbering in the figure, and an easy simulation confirms the claim.
Lemma 3. The problem Iter-Mon-Circuit is PSPACE-complete, even when restricted to circuits of degree 4 (in-degree and out-degree 2). Proof. First, it is clear that Iter-Circuit is PSPACE-complete, since the PSPACE-complete problem Linear-Bounded easily reduces to it. Namely, given a linear bounded Turing machine M = (Q, Γ, Σ, δ, B, q i , q f ), an input w of length ℓ and a padding of length K|w|, we construct a Boolean circuit with Kℓ log 2 |Γ| inputs for the tape cells, log 2 |Q| inputs for the internal state, log 2 Kℓ inputs for the location of the read-write head on the tape, one extra input for signaling the halting state, and some intermediate gates that calculate the next computation step.
To simulate a Boolean circuit by a monotone one, we replace each input v by two inputs v + and v − , so that v + is true if and only if v is true, and v − is true if and only if v is false; similarly, we replace each gate by two gates, a gate computing the value of the original gate, and another gate computing the negation. A ¬-gate is simulated by swapping the two inputs, and we use De Morgan's laws to obtain the substitutions for the monotone gates:
It is clear that the v + -gates of the monotone circuit behave exactly the gates of the original one. Finally, using the construction in [9, Theorem 6.2.3], we can transform the monotone circuit into one where the in-degree and out-degree of every gate is bounded by 2.
Now we define a more powerful model of majority dynamics on Boolean graphs, and show that the related problem is PSPACE-complete.
Definition 4. A clocked automata network is an automata network graph G, whose every node v ∈ V (G) is associated with an element c(v) ∈ {U, 1, 0}
3 , called its clock. The elements U , 1 and 0 are just labels that refer to 'update normally,' 'switch to 1,' and 'switch to 0,' respectively. The dynamics of a clocked Boolean graph is the same as that of the underlying automata network, except that on a timestep t ∈ N, if the symbol c(v) t mod 3 of the clock is 1 or 0, instead of taking the majority function of its neighborhood, the vertex v simply assumes the respective state.
The decision problem associated to clocked Boolean graphs with majority dynamics and block-sequential updates is denoted Clock-Majority.
Lemma 5. The problem Clock-Majority is PSPACE-Complete, even when restricted to graphs of degree 7 with a sequential update scheme.
Proof. We reduce Iter-Mon-Circuit to the clocked majority problem. See Figure 4 . Updating is done in the order of the numbering on the left, and within a level, the ordering of nodes can be arbitrary, except that the Boolean circuit C (represented by the ellipse and transformed into a Boolean graph with k update blocks using Lemma 1) is updated in its natural order, that is, inputs of a gate are updated before the gate. We can assume that C has degree 4, so that the clocked network has degree at most 7 by Lemma 1 and the construction.
The small gray vertices have the clock (1, 1, 1), so they will always be active. Other vertices on levels 1 and 4 + k have clock (0, 0, U ), the nodes on levels 3, 4, . . . , 4 + k − 1 have clock (U, 0, 0) and those on level 2 have clock (0, U, 0). It is easy to check that in three steps, if we begin with the top and bottom rows containing an input vector x ∈ {0, 1} n and the other rows being empty, we return to the same configuration except with the top and bottom rows containing the string C(x).
We show now that majority networks can simulate clocked ones. First, we prove the following lemma, which states that using a linear blow-up in the number of vertices, we can make the dynamics of a majority network robust to adding a constant number of vertices to it. Lemma 6. Let A = (G, (f v ) v∈V (G) ) be an automata network with a block sequential update scheme S, where every the degree of every vertex in G is odd and bounded by d ∈ N, and let k ∈ N. Then there exists an automata network
) of size (2k + 1)|V (G)| and degree at most (2k + 1)d with a block sequential update scheme S k , and a (2k + 1)-to-one function φ : v ∈ V (G k ) and all t ≥ 0, we have
The automata network A k is called the k-amplification of A.
Proof. The amplification A k has vertex set V (G k ) = V (G) × {1, 2, . . . , 2k + 1} and edge set
The function φ and the updating scheme S are simply defined by φ((v, i)) = v and
The claim easily follows.
See Figure 5 for an example of the amplification operation. Let BS k be the family of block sequential updating schemes with block size smaller than k.
Theorem 7. BS 8 -Majority is PSPACE-complete, even when restricted to graphs of degree at most 23.
Proof. We reduce Clock-Majority to said problem. Given a clocked majority automata network A with underlying graph G of degree d ∈ N, we construct a majority automata network B from it as follows. Since BS k is a subset of the whole family of block sequential updating schemes, we obtain as a corollary that Bseq-Majority is PSPACE-Complete.
Corollary 8. Bseq-Majority is PSPACE-complete.
We have shown that the problem Bseq-Majority is PSPACE-complete when the maximum block size is constant with respect to the size of the majority network. In the following, we will show that if we limit the total number of blocks instead of their size, then the problem is still PSPACE-Complete.
We start by showing that in our circuit simulations, it is enough to deal with circuits of depth 1, that is, circuits with just two layers, input and output. Consider the following decision problem.
1-Depth-Iter-Mon-Circuit: Given a depth-1 monotone Boolean circuit C : {0, 1} n → {0, 1} n , an input string x ∈ {0, 1} n and an index i ∈ {1, . . . , n}, decide if whether there exists t ∈ N such that C t (x) i = 1.
We show that this problem is PSPACE-complete.
Lemma 9. 1-Depth-Iter-Mon-Circuit is PSPACE-complete, even when restricted to circuits of degree 4.
Proof. This problem is clearly in PSPACE. We will show that we can reduce Iter-Mon-Circuit to 1-Depth-Iter-Mon-Circuit in polynomial time, in a way that preserves the maximum in-degrees and out-degrees of vertices. Let (C, x, i) an instance of Iter-Mon-Circuit, where C : {0, 1} n → {0, 1} n is a circuit of size N and depth D, x ∈ {0, 1} n is an input string and i ∈ {1, . . . , n} an index. We can assume that C is synchronous, that is, every input of a gate in layer ℓ comes from layer ℓ − 1, and also that each layer of C has the same number n = N/D of gates. Indeed, we can obtain a synchronous monotone circuit from any monotone circuit by increasing the number of fates by a polynomial factor [9] . For each ℓ ∈ {0, . . . , D}, we enumerate the gates in layer ℓ as {ℓn + 1, ℓn + 2, . . . , (ℓ + 1)n}.
We build from C a monotone boolean circuit C with Dn inputs, Dn outputs and depth 1 as follows. First, we enumerate both the input and output gates of C as {1, . . . , Dn}, the latter of which have the same types (∧ or ∨) as their counterparts in C. Then, for all ℓ ∈ {0, . . . , D − 1} and k, k ′ ∈ {1, . . . , n}, if there is a wire in C from the gate numbered ℓn + k to the gate numbered (ℓ + 1)n + k ′ , then we add a wire in C from the input numbered ℓn + k to the output numbered (ℓ + 1)n + k ′ . Let (x, 0 (D−1)n ) be the vector of size Dn where the first n components are x and the rest are zeros, and let C ℓ be the circuit of n inputs and n outputs and depth ℓ, obtained by taking the first ℓ layers of C. It follows directly from the construction of C that
It follows that for all t ≥ 0, we have
Clearly both C and x0 (D−1)n can be constructed in a time that is polynomial in the size of C, and the maximum in-degree and out-degree of C are exactly those of C, which finishes the proof.
Let BN k the family of block sequential updating schemes with a number of blocks smaller than k.
Corollary 10. The problem BN 8 − Majority is PSPACE-complete, even when restricting to graphs of degree at most 23.
Proof. This result is proved similarly to Theorem 7, with the following modifications. First, we can assume by Lemma 9 that the circuit C has depth 1, so that it adds no extra levels to the network. Second, the clock gadgets are not updated one by one, but in parallel, as are the vertices of every level. Then the total number of update blocks is the number of levels, plus 4 (from the clocks), or 8 in total.
Other decision problems: the complexity of the Majority Rule
As the title of this paper suggest, we propose that the 'correct' measure of the complexity of a class of majority automata networks is the complexity of the prediction problem S-Majority restricted to that class, or in other words, the problem of predicting the state changes in some particular vertex of a given network. In this section we give some evidence for this statement by showing that there are many other natural prediction problems that Bseq-Majority can be reduced to, showing that they are also PSPACEcomplete. Below are three examples of such problems.
S-Eventual-Prediction: Given a majority network A = (G, (f v ) v∈V ), an updating scheme S ∈ S, an initial configuration x ∈ {0, 1} V of A, and an initially inactive vertex v ∈ V (G), does there exists t 0 > 0 such that x(t) v = 1 for all t ≥ t 0 ? Theorem 11. Bseq-Eventual-Prediction is PSPACE-complete.
Proof. The Bseq-Majority problem can be reduced to this problem by attaching the gadget of Figure 4 to the vertex v ∈ V (G) of the Bseq-Majority problem (the central vertex in the figure), and considering either of the new inactive vertices. They become active as soon as v does, and then stay active forever. The problem is still in PSPACE, since we can just simulate the graph until we reach a period, which can be easily detected. S-Conditional-Prediction: Given a majority network A = (G, (f v ) v∈V ), an updating scheme S ∈ S, a subset W ⊂ V and a partial configuration y ∈ {0, 1} W , and an initially inactive vertex v ∈ W , does there exist a configuration x ∈ {0, 1}
V with x| W = y such that x(t) v = 1 for some t > 0?
Theorem 12. Bseq-Conditional-Prediction is PSPACE-Complete.
Proof. This problem is clearly at least as hard as Bseq-Majority, and it is in PSPACE since we can simply enumerate all possibilities for the values of the vertices V \ W in polynomial space, and run the simulations.
S-Full-Prediction: Given a majority network A = (G, (f v ) v∈V ), an updating scheme S ∈ S, and an initial configuration x ∈ {0, 1} V , does there exist a time t > 0 such that x(t) v = 1 for all v ∈ V ?
Theorem 13. Bseq-Full-Prediction is PSPACE-Complete.
Proof. This problem is also clearly in PSPACE, and the Bseq-Majority problem can be reduced to it as follows. Suppose we are given a majority network A with underlying graph G with maximum degree bounded by an odd number d ≥ 3, and the special vertex v ∈ V (G). 2 then has at least 3d active and at most 2d inactive neighbors, so they will become active on the next time step, and stay that way. Inductively, every vertex of H \ G will become active, and after that, so will the vertices of G, since d is an upper bound for their degree in G. Thus the graph H will eventually contain only active vertices if and only if x(t) v = 1 for some time t > 0.
Moving the threshold
In this section we will show that our results are valid for more general update rules than the majority rule. For a real number p ∈ (0, 1) and a graph G, consider the rule obtained from the following function for 
Figure 8: The construction of Theorem 13 applied to a simple example graph of degree d = 3. The circular formations denote complete subgraphs, and the thick gray lines denote multiple edges (their number is given in the label).
each vertex v ∈ V (G):
is the set of neighbors of v in G. The rule obtained from this vertex function is called portion-p rule, and the automata network with the portion-p rule will be called a portion-p network. Notice that the majority network is a portion-1/2 network. The dynamics of a portion-p network is denoted by F p . For this class of functions, we can define the one cell prediction problem for a fixed p ∈ (0, 1) and a family S of updating schemes:
, an updating scheme S ∈ S, a configuration x ∈ {0, 1} V of A, and an initially inactive vertex v ∈ V (G), does there exist y ∈ T S (x) such that y v = 1?
Using the same arguments given for the majority network, for any portion p ∈ (0, 1) the problems Seq-Ocp(p) and Syn-Ocp(p) can be solved in polynomial time by simply simulating the dynamics of the network. In the following, we will show that for any p ∈ (0, 1) satisfying the appropriate computability conditions, the block sequential version Bseq-Ocp(p) is PSPACE-complete.
Theorem 14. For all p ∈ (0, 1) whose digits can be computed in polynomial space, the problem Bseq-Ocp(p) is PSPACE-complete.
Proof. Let p ∈ (0, 1), and assume p < 1/2, the other case being essentially symmetric. We will reduce Bseq-Majority to Bseq-Ocp(p). Let A be a majority network, G the underlying graph of A, S G a block sequential updating scheme, x ∈ {0, 1} V a configuration of A and v ∈ V (G). For each vertex w ∈ G(V ), denote d G (w) = |N G (w)|, and let n(w) be any integer satisfying
which exists since p < 1/2. We also note that pn(w) < (1/2 − p)d G (w) + 1 holds, so that n(w) is at most linear in d G (w) when p is a constant. Now, we construct a new graph H from G by attaching to it a complete graph K w of max(n(w), ⌈1/p⌉ + 1) inactive vertices for each w ∈ V (G), and adding a new edge from w to n(w) vertices of K w . We now claim that the subgraph G of the portion-p network (H, (f w ) w∈V (H) ) behaves identically to the majority network A, if the new vertices are inactive, which then proves the claim. For this, it suffices to note that for all such configurations y ∈ {0, 1} V (H) and all w ∈ V (G) we have u∈NH (w) y u = u∈NG(w) y u , and by (1), these integers are larger than We note that in the above reduction, it is essential that ties are handled the same way in majority networks and portion-p networks.
Conclusion
In this article, we have studied the computational complexity of predicting the evolution of Boolean majority networks under the block sequential update schemes. It turns out that, while the sequential and synchronous schemes admit a polynomial-time prediction algorithm, predicting the behavior of a single vertex is PSPACE-complete in the more general case of block sequential schemes. This is due to two factors: first, arbitrary Boolean circuits can be simulated by majority networks (which is also why the prediction of the sequential and synchronous schemes is P-complete [7] ), and second, the block sequential scheme allows us to construct small gadgets, which we call clocks, that empty the circuit once its computation is finished, and transport the output of the computation back into the input vertices, so that the circuit can be iterated indefinitely. We also argue that the one cell prediction problem is a fundamental one by reducing other prediction problems to it, namely, the prediction of one cell being eventually active for some time on, the prediction of all cells becoming active, and the one cell prediction problem for networks with different thresholds.
We have tried to minimize the maximum degree, block size, and the number of blocks in our theorems to some extent, but it is very likely that they can be further improved. We leave it as an open problem to find the minimum values for there parameters that still keep the problems PSPACE-complete.
A natural continuation of this research would be to study Boolean networks with even more general update rules. For example, consider the case of AND-OR networks, which are Boolean automata networks A = (G, (f v ) v∈V ) where each vertex function f v computes either min N G (v) or max N G (v). In such networks, implementing a monotone Boolean circuit is already difficult, since a single inactive neighbor, causes a minvertex to become inactive in the next step, but every simulated gate should somehow be connected to the vertices that correspond to its outputs. This problem has been overcome in [7] , where it was shown that for sequential and synchronous schemes, the prediction problem of AND-OR networks is in fact P-complete. With block sequential schemes, there again exist limit cycles of exponential lengths, which suggests that the prediction problem may be PSPACE-complete in this case.
